

# CLAIMS

1. A circuit for providing synchronized transportation of data from a first device having a first clock domain to a second device having a second clock domain, the circuit comprising:

- a data register to sample data placed on a data bus by the first device during a first bus clock cycle;
- a comparator to compare data on the data bus during a second, consecutive bus clock cycle to the data sampled by the data register;
- a multiplexor to output the sampled data to the second device during a third, consecutive bus cycle when the sampled data is equal to the data on the data bus during the second, consecutive bus clock cycle and to output data on the data bus to the second device during the third, consecutive bus clock cycle when the sampled data is not equal to the data on the data bus during the second bus clock cycle.

2. A circuit for providing synchronized transportation of data from a first device having a first clock domain to a second device having a second clock domain, as per claim 1, wherein the first device is an asynchronous peripheral in a computer system and the second device is a bus master.

3. A circuit for providing synchronized transportation of data from a first device having a first clock domain to a second device having a second clock domain, as per claim 1, wherein the first device is maintained in a list indicating that synchronization is needed when data is

4 transported to the second device and the circuit automatically performs synchronization when the  
5 data is transported to the second device.

1 4. A circuit for providing synchronized transportation of data from a first device having a  
2 first clock domain to a second device having a second clock domain, as per claim 1, wherein the  
3 first device provides a signal to the circuit to indicate that synchronization is needed when the  
4 data is transported to the second device.

1 5. A circuit for providing synchronized transportation of data from a first device having a  
2 first clock domain to a second device having a second clock domain, as per claim 1, wherein the  
3 first device provides a signal that indicates a duration of time for transporting data to the second  
4 device needs extended.

1 6. A circuit for providing synchronized transportation of data from a first device having a  
2 first clock domain to a second device having a second clock domain, as per claim 1, wherein the  
3 first device provides to the circuit a single signal used to both indicate that synchronization is  
4 needed and to indicate a duration of time for transporting data to the second device needs  
5 extended.

1 7. A method for providing synchronized transportation of data from a first device having a  
2 first clock domain to a second device having a second clock domain, the method comprising:

3 sampling data placed on a data bus by the first device during a first bus clock

4 cycle;

5 comparing data on the data bus during a second consecutive bus clock cycle to the  
6 sampled data;

7 for the sampled data equal to the data on the data bus during a second consecutive  
8 bus clock cycle, outputting the sampled data to the second device during a third  
9 consecutive bus cycle; and

10 for the sampled data not equal to the data on the data bus during the second  
11 consecutive bus clock cycle, outputting data on the data bus during the third consecutive  
12 bus clock cycle to the second device.

1 8. A method for providing synchronized transportation of data from a first device having a  
2 first clock domain to a second device having a second clock domain, as per claim 7, wherein the  
3 first device is an asynchronous peripheral in a computer system and the second device is a bus  
4 master.

1 9. A method for providing synchronized transportation of data from a first device having a  
2 first clock domain to a second device having a second clock domain, as per claim 7, wherein the  
3 first device is maintained in a list indicating that synchronization is needed when data is  
4 transported to the second device and the circuit automatically performs synchronization when the  
5 data is transported to the second device.

1 10. A method for providing synchronized transportation of data from a first device having a  
2 first clock domain to a second device having a second clock domain, as per claim 7, wherein the  
3 first device provides a signal to the circuit to indicate that synchronization is needed when the  
4 data is transported to the second device.

1 11. A method for providing synchronized transportation of data from a first device having a  
2 first clock domain to a second device having a second clock domain, as per claim 7, wherein the  
3 first device provides a signal that indicates a duration of time for transporting data to the second  
4 device needs extended.

1 12. A method for providing synchronized transportation of data from a first device having a  
2 first clock domain to a second device having a second clock domain, as per claim 7, wherein the  
3 first device provides to the circuit a single signal used to both indicate that synchronization is  
4 needed and to indicate a duration of time for transporting data to the second device needs  
5 extended.

1 13. A computer comprising:  
2 an asynchronous peripheral that transmits read data to a bus master by placing the  
3 read data on a peripheral bus;  
4 bus interface logic to synchronize the read data, the bus interface logic  
5 comprising:

6 a data register to sample read data on the peripheral bus during a first bus  
7 clock cycle;

8 a comparator to compare read data on the peripheral bus during a second  
9 consecutive bus clock cycle to the sampled read data; and

10 a multiplexor to output the sampled read data during a third consecutive  
11 bus cycle when the sampled read data is equal to the read data on the data bus  
12 during a second consecutive bus clock cycle and to output read data on the data  
13 bus during the third consecutive bus clock cycle when the sampled read data is not  
14 equal to the read data on the data bus during a second consecutive bus clock cycle.

1 14. A computer, as per claim 13, wherein the peripheral is maintained in a list indicating that  
2 synchronization is needed for a read access and the bus interface logic automatically performs  
3 synchronization when a read access is performed.

1 15. A computer, as per claim 13, wherein the peripheral provides a signal to the bus logic to  
2 indicate that synchronization is needed when a read access is performed.

1 16. A computer, as per claim 13, wherein the peripheral provides a signal that indicates a  
2 duration of time for transporting data to the second device needs extended.

- 1 17. A computer, as per claim 13, wherein the peripheral provides to the bus logic a single
- 2 signal used to both indicate that synchronization is needed and to indicate a duration of time for
- 3 transporting data to the second device needs extended.